Statistical Moment Estimation of Delay and Power in Circuit Simulation
نویسندگان
چکیده
Monte Carlo methods and simulation are often used to estimate the mean, variance, and higher order statistical moments of circuit properties like delay and power. The main issues with Monte Carlo methods are the required long run time and the need for prior detailed knowledge of the distribution of the variations. Additionally, most of available circuit simulation tools can run Monte Carlo analysis for Gaussian, lognormal and uniform distribution only. In this paper, in order to estimate these statistical moments, we propose a new method based on a uniform sampling technique and a weighted sample estimator. The proposed method needs significantly fewer simulation runs, and does not need detailed prior knowledge of the variation distributions. Furthermore, it can be used for any type of probability distribution irrespective of the circuit simulation tool used for the analysis. The results obtained shows that the proposed method needs 100× fewer simulations iterations than Monte Carlo runs for accurate moments estimation of delay and power for standard cells in 45nm and 32nm technologies. Keywards Delay, Power, STA, SSTA, Monte Carlo, Statistical Analysis
منابع مشابه
Device and Circuit Performance Simulation of a New Nano- Scaled Side Contacted Field Effect Diode Structure
A new side-contacted field effect diode (S-FED) structure has beenintroduced as a modified S-FED, which is composed of a diode and planar double gateMOSFET. In this paper, drain current of modified and conventional S-FEDs wereinvestigated in on-state and off-state. For the conventional S-FED, the potential barrierheight between the source and the channel is observed to b...
متن کاملFast Mux-based Adder with Low Delay and Low PDP
Adders, as one of the major components of digital computing systems, have a strong influence on their performance. There are various types of adders, each of which uses a different algorithm to do addition with a certain delay. In addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. In this paper, the proposed adder is divided into s...
متن کاملA New Circuit Scheme for Wide Dynamic Circuits
In this paper, a new circuit scheme is proposed to reduce the power consumption of dynamic circuits. In the proposed circuit, an NMOS keeper transistor is used to maintain the voltage level in the output node against charge sharing, leakage current and noise sources. Using the proposed keeper scheme, the voltage swing on the dynamic node is lowered to reduce the power consumption of wide fan-in...
متن کاملA Novel Design of Quaternary Inverter Gate Based on GNRFET
This paper presents a novel design of quaternary logic gates using graphene nanoribbon field effect transistors (GNRFETs). GNRFETs are the alternative devices for digital circuit design due to their superior carrier-transport properties and potential for large-scale processing. In addition, Multiple-valued logic (MVL) is a promising alternative to the conventional binary logic design. Sa...
متن کاملDelay and Doppler Estimation of Gaussian Mixtures Using Moment
In this paper, a new moment-based method for joint time delay and Doppler estimation in passive radar, sonar, and GPS applications is described. We provide a new blind approach for estimating the delay and Doppler imposed onto a Gaussian mixture using on the statistical moments. Wigner-Ville (WV) distribution has suitable estimation for delay and Doppler. However, since WV is a bilinear transfo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- J. Low Power Electronics
دوره 6 شماره
صفحات -
تاریخ انتشار 2010